

Hunting PCIe Jitter

A real world example



1) Background and Motivation

- 2) Compliance Test Results
- 3) Eye diagram evaluation
- 4) SSC evaluation for TX and RefCLK
- 5) Follow back Data and Clock to signal sources
- 6) Verify Power Supply noise

7) Test Results with Fix and Conclusion

EYE KNOW

Background and Motivation

imes Compliance is tested on all kind of interfaces

- USB
- **SATA**
- Memory (more or less)
- PCle

imes Compliance tests are just resulting in "Pass" or "Fail"

No additional information is given

In this case a standard PCIe Gen1 was failing and the root cause needed to be found

Testequipment

- Agilent DSA91304 with 12 GHz probing system
- Analysis Software
 - Agilent PCIe Compliance Test Suite
 - Agilent Jitter and Serial Eye test routines
- PCIe Compliance board

FYF KNOW

Background and Motivation Additional Information



Cocuments required:

- > PCIe base Specification
 - CEM Specification

Additional information can be found in:

- Agilent PCI-Express Compliance Testing Methods of Implementation (Seventh edition, December 2010)
- Agilent Jitter Seminar from 2006

Background and Motivation Hardware Setup



Test Setup with compliance load board (PCIe1 CLB) Measurements done with direct connected SMA cables or 12 GHz differential Browser probe





1) Background and Motivation

- 2) Compliance Test Results
- 3) Eye diagram evaluation
- 4) SSC evaluation for TX and RefCLK
- 5) Follow back Data and Clock to signal sources
- 6) Verify Power Supply noise

7) Test Results with Fix and Conclusion

RefCLK Compliance Test Result



First the Reference clock was checked for spec compliance

Nothing critical seen in the Refclk Compliance overview

Margin Thresholds				
Warning	< 2 %			
Critical	< 0 %			

Pass	# Failed	# Trials	Test Name	Actual Value	Margin	Spec Range
\checkmark	0	1	Reference Clock, Phase Jitter (PCIE 1.1)	38.12ps	55.7 %	VALUE <= 86.00ps
√	0	1	Reference Clock, Rising Edge Rate (PCIE 1.1)	1.62V/ns	30.0 %	600mV/ns <= VALUE <= 4.00V/ns
√	0	1	Reference Clock, Falling Edge Rate (PCIE 1.1)	1.75V/ns	33.8 %	600mV/ns <= VALUE <= 4.00V/ns
√	0	1	Reference Clock, Differential Input High Voltage (PCIE 1.1)	447mV	198.0 %	VALUE >= 150mV
√	0	1	<u>Reference Clock, Differential Input Low Voltage (PCIE</u> 1.1)	-437mV	191.3 %	VALUE <= -150mV
\checkmark	0	1	Reference Clock, Average Clock Period (PCIE 1.1)	21ppm	46.5 %	-300ppm <= VALUE <= 300ppm
√	0	1	Reference Clock, Duty Cycle (PCIE 1.1)	50.8%	46.0 %	40.0% <= VALUE <= 60.0%

TX Compliance Test Results



imes Directly Failing was only the UI test

- Sometimes the test was passing
 - With some statistic also the Jitter or Eyewidth tests are failing

Summary of Results

Margin Thresholds				
Warning	< 2 %			
Critical	< 0 %			

Pass	# Failed	# Trials	Test Name	Actual Value	Margin	Spec Range
×	1	1	<u>System Board Tx, Unit Interval (PCIE 1.1)</u>	400.1650ps	-18.8 %	399.8800ps <= VALUE <= 400.1200ps
\checkmark	0	1	System Board Tx, Template Tests (PCIE 1.1)	0.000	50.0 %	Zero Mask Failures
√	0	1	System Board Tx, Median to Max Jitter (PCIE 1.1)	66.75ps	13.3 %	VALUE <= 77.00ps
<	0	1	System Board Tx, Eye-Width (PCIE 1.1)	266.28ps	8.2 %	VALUE >= 246.00ps
√	0	1	<u>System Board Tx, Peak Differential Output Voltage</u> (Transition)(PCIE 1.1)	464.5mV	20.6 %	274.0mV <= VALUE <= 1.2000V
√	0	1	System Board Tx, Peak Differential Output Voltage (NonTransition)(PCIE 1.1)	495.5mV	25.6 %	253.0mV <= VALUE <= 1.2000V

UI Specification from PCIe 1.1 Spec



Spec limits: 400ps +/- 300ppm = -/+ 0.120 ps For systems with SSC different limits apply

Table 116 UI from Table 4-5 of the Base Specification

Symbol	Parameter	Min	Nom	Max
UI	Unit Interval	399.88 ps	400ps	400.12 ps

Test Definition Notes from the Specification

- UI (Unit Interval) is specified to be ± 300 ppm.
- UI does not account for SSC dictated variations.



Compliance Test Results: Eye for Transition Bits



\times Eye diagram for Transition bits



Compliance Test Results: Eye for De-Emphasis Bits



imes Eye Diagram non-Transition (De-Emphasis) bits







Problem is not related to De-Emphasis settings as both eyes are similar bad

In case the De-Emphasis Eye Jitter would be much worse as the Transition bit eye the De-Emphasis setting need to be optimized

Even the fail was marginal there was a big difference in eye quality to a reference system!

So even if the test would have passed the difference should have been investigated!

Compliance Test Results UI Time Trend



The UI Time trend shows a "strange" modulation of the UI width. File Control Setup Trigger Measure Analyze Utilities Demos Help 27 Dec 2011 1:42 PM





 Design and Layout Review of PCIe Signal routing did not show any hint on Problem

Review is not part of this presentation

- No additional debug possibilities in the Compliance test suite: We need to switch to other debug / analysis tools
- Starting point is the Eye Diagram with different settings
 - One need to know the PCIe settings to correlate this Eye diagram to the Compliance test
 - PLL Bandwidth of 1.5MHz
 - Reduces sinusoidal Jitter -3dB at 1.5 MHz
 - The higher the Bandwidth the better the PLL can follow low frequency Jitter and generate a nice Eye diagram even for long traces including wander or SSC

Eye generated with manual Scope **Eye diagram features**

The additional filter in a 2nd order PLL would clean up the jitter If a system uses such a PLL for CDR it would not see this jitter

But in PCIe 1.1 such a 2nd order PLL is not required, but just mentioned as optional

1st order PLL





EYE KNOW HOW



Jitter Analysis Techniques for High Data Rates (Application Note 1432)

Figure 1. Comparison of an ideal clock and a sinusoidally jittered clock. The jitter amplitude is % UI.



Some PLL Basics

 $\stackrel{\top}{A}$

EXEK H EYE KNOW HOW HIGH SPEED SIMULATION AND MEASUREMENT

PLL should follow Low Frequency Jitter (wander) and cancel High frequency Jitter

> Jitter Transfer function of a PLL

- Ideal behavior (blue line)
 - As long PLL follows low frequency Jitter in the eye this is not seen in the Eye Diagram
- Possible real behavior (red Dots)
 - If the PLL/CDR can not follow this Jitter it will show up in the Eye Diagram
- Things like Jitter peaking are not considered in this picture

Effect of CDR (and Jitter Transfer function) on Jitter





1) Background and Motivation

- 2) Compliance Test Results
- 3) Eye diagram evaluation
- 4) SSC evaluation for TX and RefCLK
- 5) Follow back Data and Clock signal sources
- 6) Verify Power Supply noise

7) Test Results with Fix and Conclusion

21

EYE KNOW

Evaluation of TX TIE with no PLL = Constant Clock



TIE = Time interval error

Deviation of real clock edge from ideal clock edge position

Even the system is running without SSC there is no chance to generate a DataEye without a PLL

TIE of TX signal



UI is 200ps!

Eye of TX signal GSa/s 2.00 Mpts <mark>} </mark> More (1 of 2) Delete All

EKH - EyeKnowHow 26.01.2012

Evaluation of TX TIE with PLL BW = 1.5MHz



With PLL BW = 1.5MHz an eye can be recovered, but with bad Jitter behavior!

TIE of TX signal





Evaluation of TX TIE with PLL BW = 3MHz



With PLL BW = 3 MHz measured TIE Jitter gets smaller and Eye quality gets better!

TIE of TX signal





Evaluation of TX TIE with PLL BW = 6MHz



Further Improvement with PLL BW = 6 MHz

imes TIE of TX signal



imesEye of TX signal



Evaluation of TX TIE with PLL 12MHz BW



Further Improvement with PLL BW = 12 MHz

imes TIE of TX signal



imesEye of TX signal







The higher the Bandwidth of the PLL the better the Measurement can track the "modulated" Jitter

This improves the measured / calculated Eye diagram

To get a good eye the PLL would need follow the 100KHz modulation as good as possible

- With 1.5MHz BW setting the PLL seems to cancel some "Jitter", that it would need to follow in order to generate a nice eye.
- With higher BW the tracking ability is increased and the eye looks better





What could cause this Modulation that is seen in the compliance test

- Introduced already on the CPU Module
 - Actively driven out by the Controller ?
 - Passive modulation due to coupling on the board ?
- Introduced on the Baseboard ?
 - Not very likely, as this single CPU module type had problems, while others modules are working fine.
 - But this is not a solid argument, as an interaction between module and baseboard is often seen!



1) Background and Motivation

- 2) Compliance Test Results
- 3) Eye diagram evaluation
- 4) SSC evaluation for TX and RefCLK

5) Follow back Data and Clock signal sources

6) Verify Power Supply noise

7) Test Results with Fix and Conclusion

29

EYE KNOW

RefCLK with SSC ON "Strange" Histogram



TIE Jitter views on RefCLK with SSC

Constant Clock

PLL BW = 3MHz







RefCLK with SSC ON "Strange" Histogram

imes Measure on Histogram imes Measure on TIE





Just due to duty cycle and different crossing for rising / falling Edge ...

EYE KNOW HOW

Zoom1 on TIE







RefCLK with SSC ON "Strange" Histogram



imes Basically the measurement is correct, but:

- This effect had nothing to do with the real problem
- This effect was hiding the real problem

imes Solutions to overcome this measurement artifact:

- ✓ Use "Smooth Data" results in "half Error" as it takes mean of Rising and Falling TIE result. This is only available for TIE, not for Histogram → Would be wrong and Does not help
- During Measurement definition one can select to use only Rising or Falling Edge. But this is only available for Clock TIE, not for Data
 TIE → Helps for Clocks, not for Data
 - Adjust Thresholds manually in order to get a symmetric duty cycle
 - → Best way to hide this effect

One need to know very detailed what the measurement is doing an which options are available!

RefCLK with SSC ON With Adjusted Thresholds



This example should just show that it can be quite difficult to do correct measurements and interpret the results

> During this investigation several such Measurements have been taken and had to be interpreted.



Shifting the threshold by +80mV





Check Clock and Data Signal Path

Mainly use Constant Clock, as this gives a better indication of the problem as the PLL filtered clock



1) Background and Motivation

- 2) Compliance Test Results
- 3) Eye diagram evaluation
- 4) SSC evaluation for TX and RefCLK
- 5) Follow back Data and Clock signal sources
- 6) Verify Power Supply noise

7) Test Results with Fix and Conclusion

38

EYE KNOW



The Compliance Test overview does not show anything noticeable

Margin Thresholds				
Warning	< 2 %			
Critical	< 0 %			

Pass	# Failed	# Trials	Test Name	Actual Value	Margin	Spec Range
\checkmark	0	1	Reference Clock, Phase Jitter (PCIE 1.1)	38.12ps	55.7 %	VALUE <= 86.00ps
√	0	1	Reference Clock, Rising Edge Rate (PCIE 1.1)	1.62V/ns	30.0 %	600mV/ns <= VALUE <= 4.00V/ns
√	0	1	Reference Clock, Falling Edge Rate (PCIE 1.1)	1.75V/ns	33.8 %	600mV/ns <= VALUE <= 4.00V/ns
√	0	1	Reference Clock, Differential Input High Voltage (PCIE <u>1.1)</u>	447mV	198.0 %	VALUE >= 150mV
√	0	1	<u>Reference Clock, Differential Input Low Voltage (PCIE</u> <u>1.1)</u>	-437mV	191.3 %	VALUE <= -150mV
\checkmark	0	1	Reference Clock, Average Clock Period (PCIE 1.1)	21ppm	46.5 %	-300ppm <= VALUE <= 300ppm
\checkmark	0	1	Reference Clock, Duty Cycle (PCIE 1.1)	50.8%	46.0 %	40.0% <= VALUE <= 60.0%





On the TIE jitter Time Trend we see again the 100KHz "Modulation"





TIE RefCLK on CLB 100MHz (tCK = 10ns)



Success: 100KHz Jitter also found on RefCLK! Filtered: 88ps Error on a Clock with 10ns tCK

Constant Clock



\sim PLL BW = 1.5MHz


BaseBoard RefCLK In Compliance Test



As the RefClock is re-driven by a clock buffer on the base board the input clock to this buffer was checked.

No noticeable Results in the compliance test

Margin Thresholds							
Warning	< 2 %						
Critical	< 0 %						

Pass	# Failed	# Trials	Test Name	Actual Value	Margin	Spec Range
\checkmark	0	1	Reference Clock, Phase Jitter (PCIE 1.1)	40.82ps	52.5 %	VALUE <= 86.00ps
<	0	1	Reference Clock, Rising Edge Rate (PCIE 1.1)	2.06V/ns	42.9 %	600mV/ns <= VALUE <= 4.00V/ns
<	0	1	Reference Clock, Falling Edge Rate (PCIE 1.1)	1.93V/ns	39.1 %	600mV/ns <= VALUE <= 4.00V/ns
 Image: A second s	0	1	Reference Clock, Differential Input High Voltage (PCIE 1.1)	1.423V	848.7 %	VALUE >= 150mV
 Image: A second s	0	1	<u>Reference Clock, Differential Input Low Voltage (PCIE 1.1)</u>	-1.396V	830.7 %	VALUE <= -150mV
\checkmark	0	1	Reference Clock, Average Clock Period (PCIE 1.1)	16ppm	47.3 %	-300ppm <= VALUE <= 300ppm
√	0	1	Reference Clock, Duty Cycle (PCIE 1.1)	49.3%	46.5 %	40.0% <= VALUE <= 60.0%

BaseBoard RefCLK In Compliance Test



Already the input to the Clock buffer shows the 100 KHz "modulation"







TX Compliance test fail in UI width

Solution Seen on PCIe TX

100KHz is 3x Faster than SSC modulation with 33KHZ, therefore normal PLL will not follow this Jitter fast enough

Same modulation seen on CLB and Baseboard RefCLK

Difficult to judge if this would cancel the Jitter. This Clock will be multiplied in TX/RX devices .. What happens to this modulation ?!?

Jitter is already on Signal driven out from the controller

Check Clock / Data path back to find root cause





imes Which clock is used to generate PCIe signals ?

Controller documentation regarding internal Clocking was really bad





ICS Clock Generator ICS9LPR501



imes ICS9LPR501 provides Clocks for the Controller

ICS9LPR501 follows Intel CK505 Yellow Cover specification. This clock synthesizer provides a single chip solution for next generation Intel processors and Intel chipsets. ICS9LPR501 is driven with a 14.318MHz crystal. It also provides a tight ppm accuracy output for Serial ATA and PCI-Express support.

> Detailed Spec check of the Clock buffer did not show any settings, that looked promising to help to solve the issue





Kemoved Crystal Clock Oscillator at Controller to ensure this is not used ...

Frequency Tolerance of Crystal Clock oscillator at PLL:

- 14.318180 +-30ppm
 - Min Spec Frequency: 14.31775 MHz
 - Max Spec Frequency: 14.31861 MHz

> Difficult to measure at crystal without distorting results due to Probe loading

- Crystal frequency was measured on Ref-Output of PLL
- This could include PLL errors again (e. g. output drive due to Supply noise).
 - Output is specified with additional +- 100ppm



\times Measured:

- Min Frequency: 14.311 MHz (Spec: 14.317 MHz) Max Frequency: 14.326 MHz (Spec: 14.319 MHz)
 - ~ 1.5MHz Modulation

Might be something the can be analyzed in the future. As no relation to 100KHz is seen we stopped at this point to check the crystal performance



PLL Clock out Problem ?



PLL CLK out was difficult to measure. Only Pins at the output are available as probe points!

- Change of Ref levels required
- Reflections in Trace

Difficult Measurement, but 100KHz found again!







1) Background and Motivation

- 2) Compliance Test Results
- 3) Eye diagram evaluation
- 4) SSC evaluation for TX and RefCLK

5) Follow back Data and Clock signal sources

6) Verify Power Supply noise

7) Test Results with Fix and Conclusion

53

EYE KNOW





TX Compliance test fail in UI width

X Jitter with ~ 100KHz Modulation seen on PCIe TX

- 100KHz is 3x Faster than SSC modulation with 33KHZ, therefore normal PLL will not follow this Jitter fast enough
- Same modulation followed back the 100MHz Signature to Clock generator on CPU Module

 \checkmark Crystal input for PLL seems not to be the problem \checkmark Next Suspects ?

Noise from voltage Generators ?



Core Voltage supply inductors are very close to the CLK Buffer



Emission above Voltage Regulators for CPU Supply



Shot in the Blue .. But 200KHz does not fit to our Problem ..

Just placed probe above Inductor ...



EKH - EyeKnowHow 26.01.2012





Multiple supply rails of PLL

3.3V Filter1: VDD_PCI (Pin 2) > VDD_48 (Pin 9) VDD_Ref (Pin 61) 3.3V Filter2: ➢ VDD (Pin 16) VDD_SRC (Pin 39) VDD_CPU (Pin 55) 1.1V > VDD IO VDD_PLL3_IO VDD_SRC_IO_1 VDD_SRD_IO_2 VDD_CPU_IO

\times PLL voltages are Supplied by ISL62391

Emission above Voltage Regulators for PLL Supply

Emission above ISL62391 Voltage Regulator: 100KHz!

File Control Setup Trigger Measure Analyze Utilities Demos Help 29 Dec 2011 4:46 PM Acquisition is stopped. 40.0 GSa/s 2.00 Mpts ------ 13.0 GHz J ┍╌<u></u>╎╌┧ More (1 of 2) Delete $(1) = -11.72227222 \ \mu s$ All $(1) = -1.66671667 \ \mu s$ 47.6 mV

Regulator is far away .. But seems related to the Problem!

59

EYE KNOW HOW

V33S @ C337 (source of V33S)

Typical Application Circuits

The typical application circuits generate the 5V/8A and 3.3V/8A (system regulator), or 1.05V/15A and 1.5V/15A (chip set) supplies in a notebook computer. The input supply (VBAT) range is 5.5V to 25V.

EYE KNOW HOW

"Noise" is generated from ISL62391

FIGURE 1. TYPICAL SYSTEM REGULATOR APPLICATION CIRCUIT WITH INDUCTOR DCR CURRENT SENSE

imes DCM Mode Profiles

Light-load efficiency is improved with period-stretching discontinuous conduction mode (DCM) operation.

Now we know that the noise is generated from the Voltage regulator.

Options for improvement:

Adjust output Capacitor for Voltage Regulator
 Optimize Ferrite Bead filtering of PLL input
 Disable DCM mode

 \times Data Evaluation with ASA M1

Original
 Vdd_Ck_Vdd

New Vdd_Ck_Vdd with additional 2x47uF Cout on V33S

LC on the Regulator output can be optimized!

TIE improvement 2 by FB Filter optimization

AC Simulation with ADS

Frequency Range from 100Hz to 500KHz

Components from Samsung ADS Library used

- Ferrit Bead and Capacitors on PLL Supply input
- Resistors as ideal R modeled

Power Filter Adjustment Ferrite Bead change

Very often Ferrite Bead filter circuits are just copied from other designs without verifying that the circuit actually fits to the requirement!

Resistor based filter Caution required!

Required to check to ensure functionality and reliability!

- Voltage drop over Resistor based on drawn current
- Resistor can handle burned power
- Temperature of Resistor to ensure reliability

TIE improvement 3 Switch off DCM on VRM

3.3V Supply before RC Filter

Intersil documentation

Supply Voltage after Resistor Filter

3.3V after RC Filter

File	Control	Setup	Trigger	Measure	Analyze	Utilities	Demos	Help					1 J	an 2012	5:20 PN
	Acc 40	uisiti 0 GSa/	on is st	topped.								00 GH7			
		0 000/	, 4.00	TIP C3				000		0000					
	<u>د ار ج</u>														
F	<u>-</u>														
	<u>~</u>														
	Ţ														
-	-														
	ГÔ	بالأودار المتعتم وأرا	فسأسما أحما	و اول المؤسسالية	للمتعارف والتقل	tain aihiteatti.	عاقدة الله مطألك	والمتعادية والمتعادية	an international	ىق ئۇللىرىدى	لنتمر والمرادية	a shut, and tubi	أنور ويترفأ وراريان	ilatina takani	يطورزنا
174	- <mark> </mark>		alla kallan da. Malankan da		the state of the sector	<mark>entre danser bier</mark>	elitere elegador relative designador				an allowed for a second	<mark>- All Control Controls - Controls Controls - Controls - Co</mark>			Conversion of the
T T	51	والله بالطاطيان	nanafayu	عتبام بالاجتلاعية	عاملية فتترحظ	d share	in to put all	Martin and	An Little and the late	and the second	a alternative data planetica de la construcción de la construcción de la construcción de la construcción de la	اللبر فنابينغارية	A A STATE OF	tille in the star	dig di An
┙	-														- BY
<u> </u>															
	╤╢┈														
J															
<u> </u>	_														
↑															
<u> </u>															B× ↓1
Mor	е														
(1 of	2)														
Dele	te						_(1) -	X	010000		3 23000 Y				
							(1) =	50.05	565556	μs	3.20419				
							$\frac{\Delta}{1/\Delta X} =$	100.0	4275510	μs - kHz	25.810 1				

250 kHz are filtered well!

TIE comparison

TIE original (DCM)

Summary of Results

Margin Thresholds									
Warning	< 2 %								
Critical	< 0 %								

Pass	# Failed	# Trials	Test Name	Actual Value	Margin	Spec Range
×	1	1	System Board Tx, Unit Interval (PCIE 1.1)	399.8640ps	-6.7 %	399.8800ps <= VALUE <= 400.1200ps
√	0	1	System Board Tx, Template Tests (PCIE 1.1)	0.000	50.0 %	Zero Mask Failures
\checkmark	0	1	System Board Tx, Median to Max Jitter (PCIE 1.1)	69.96ps	9.1 %	VALUE <= 77.00ps
√	0	1	System Board Tx, Eye-Width (PCIE 1.1)	263.94ps	7.3 %	VALUE >= 246.00ps
√	0	1	System Board Tx, Peak Differential Output Voltage (Transition)(PCIE 1.1)	485.2mV	22.8 %	274.0mV <= VALUE <= 1.2000V
1	0	1	System Board Tx, Peak Differential Output Voltage (NonTransition)(PCIE 1.1)	480.0mV	24.0 %	253.0mV <= VALUE <= 1.2000V

File	Control	Setup	C	C Measure	Analyze Ut	tilities Demos	ode	e (wit	th I 30 Dec	-B) 2011 4:34 PM
	40.	0 GSa/	8.00	Mpts		~~~	~~~		13.0 0	Hz	
									MM	MMM/	€gn1
Dele All	te					$A - (mt) = B(mt) = \Delta = 1/\Delta X = 0$	A -104.4449444 -98.88938889 5.5555558 179.9999999	47 μs 9 μs μs 0 μs -4	75.74 ps 06.23 ps 81.97 ps	681	ps
_						1/4/ -	110.0000000				

Summary of Results

Margin Thresholds Warning < 2 % Critical < 0 %

Still significant error, but 100kHz Modulation gone

Pass	# Failed	# Trials	Test Name	Actual Value	Margin	Spec Range
√	0	1	System Board Tx, Unit Interval (PCIE 1.1)	399.8980ps	7.5 %	399.8800ps <= VALUE <= 400.1200ps
√	0	1	System Board Tx, Template Tests (PCIE 1.1)	0.000	50.0 %	Zero Mask Failures
>	0	1	System Board Tx, Median to Max Jitter (PCIE 1.1)	49.80ps	35.3 %	VALUE <= 77.00ps
√	0	1	System Board Tx, Eye-Width (PCIE 1.1)	283.67ps	15.3 %	VALUE >= 246.00ps
√	0	1	System Board Tx, Peak Differential Output Voltage (Transition)(PCIE 1.1)	474.8mV	21.7 %	274.0mV <= VALUE <= 1.2000V
✓	0	1	System Board Tx, Peak Differential Output Voltage (NonTransition)(PCIE 1.1)	485.2mV	24.5 %	253.0mV <= VALUE <= 1.2000V

Difficult to measure as measured at PLL, not at controller Improvement in absolute TIE, but especially in 100KHz modulation!

1) Background and Motivation

- 2) Compliance Test Results
- 3) Eye diagram evaluation

4) SSC evaluation for TX and RefCLK

5) Follow back Data and Clock signal sources

6) Verify Power Supply noise

7) Test Results with Fix and Conclusion

73

EYE KNOW

Summary of Results

Margin Thresholds							
Warning	< 2 %						
Critical	< 0 %						

Pass	# Failed	# Trials	Test Name	Actual Value	Margin	Spec Range
×	1	1	System Board Tx, Unit Interval (PCIE 1.1)	400.1650ps	-18.8 %	399.8800ps <= VALUE <= 400.1200ps
<	0	1	System Board Tx, Template Tests (PCIE 1.1)	0.000	50.0 %	Zero Mask Failures
<	0	1	System Board Tx, Median to Max Jitter (PCIE 1.1)	66.75ps	13.3 %	VALUE <= 77.00ps
<	0	1	System Board Tx, Eye-Width (PCIE 1.1)	266.28ps	8.2 %	VALUE >= 246.00ps
<	0	1	System Board Tx, Peak Differential Output Voltage (Transition)(PCIE 1.1)	464.5mV	20.6 %	274.0mV <= VALUE <= 1.2000V
1	0	1	System Board Tx, Peak Differential Output Voltage (NonTransition)(PCIE 1.1)	495.5mV	25.6 %	253.0mV <= VALUE <= 1.2000V

Summary of Results

Margin Thresholds							
Warning	< 2 %						
Critical	< 0 %						

Pass	# Failed	# Trials	Test Name	Actual Value	Margin	Spec Range
√	0	1	System Board Tx, Unit Interval (PCIE 1.1)	400.0750ps	18.8 %	399.8800ps <= VALUE <= 400.1200ps
\checkmark	0	1	System Board Tx, Template Tests (PCIE 1.1)	0.000	50.0 %	Zero Mask Failures
\checkmark	0	1	System Board Tx, Median to Max Jitter (PCIE 1.1)	48.97ps	36.4 %	VALUE <= 77.00ps
\checkmark	0	1	System Board Tx, Eye-Width (PCIE 1.1)	294.87ps	19.9 %	VALUE >= 246.00ps
√	0	1	System Board Tx, Peak Differential Output Voltage (Transition)(PCIE 1.1)	505.8mV	25.0 %	274.0mV <= VALUE <= 1.2000V
√	0	1	System Board Tx, Peak Differential Output Voltage (NonTransition)(PCIE 1.1)	511.0mV	27.2 %	253.0mV <= VALUE <= 1.2000V

Final Compliance Results TX at PCIe Slot

Original Result

imes UI Time Trend comparison with all changes

- Quite some margin in the TX UI Time Trend
- There might be some more Improvement possible, but TX compliance test passes.

Improved Result

- This Jitter was just too fast to allow the PCIe1 PLL to follow it.
- > Due to Power delivery improvement the PCIe compliance Test result could be improved a lot
 - Change of PLL Power Filter to RC filter was helping most
 - Switch to CCM mode of Voltage generator was done, but not really required.
- Even with this fix there might be some additional option to improve the Jitter behavior
 - The TIE from this setup looks different to other reference TIE Measurements and still somehow modulated

The Jitter was the murder of our Signal, but the real bad guy who suborned the Jitter was the power Supply!

FYF KNOW

Required KnowHow

>> Detailed Knowledge of

- > PCIe Specification
- Probing (high speed and Crystal)
- Scope handling
- Scope compliance Measurements
- PLL behavior and specification
- Crystal behavior and specification
- Supply filtering
- Supply generation

Backup

Company Facts

Founder:

Dipl. Ing. (FH) Hermann Ruckerbauer

Founded:

March 2009

Continent Con

Office in Moos (Bavaria), Germany

Network partners in:

- Munich (Design, Layout, CAD)
 - Straubing (EMV)
- > Deggendorf (Lab)

China (Shandong und Shaanxi): Oulong Consulting

Hermann Ruckerbauer Background



Study of Micro System Technology at University of Applied Sciences in Regensburg

Dipl. Ing. (FH) Micro System Technology

15 Years experience in Memory Development and High Speed Signaling

- Siemens: Bench and Production test
- Infineon / Qimonda:
 - High Speed Signaling
 - Application test
 - Interface standard definition
- \times Holder of many patents
- IEEE Publication:

Cascading Techniques for a High-Speed Memory Interface





- **Consulting for High Speed Signaling**
- **Consulting for memory implementation**
- High speed simulation and measurement
- Power delivery simulation
- **Model generation**
- **Comparison of Comparison Compari**
- Failure analysis (esp. on memory interfaces)
- PCB Design and Layout